Features

• High-performance, Low-power Atmel AVR® 8-bit Microcontroller
  • Advanced RISC Architecture
    – 130 Powerful Instructions – Most Single Clock Cycle Execution
    – 32 x 8 General Purpose Working Registers + Peripheral Control Registers
    – Fully Static Operation
    – Up to 16 MIPS Throughput at 16 MHz
    – On-chip 2-cycle Multiplier

• High Endurance Non-volatile Memory segments
  – 64 Kbytes of In-System Reprogrammable Flash program memory
  – 2 Kbytes EEPROM
  – 4 Kbytes Internal SRAM
  – Write/Erase Cycles: 10,000 Flash/100,000 EEPROM
  – Data retention: 20 years at 85°C/100 years at 25°C
  – Optional Boot Code Section with Independent Lock Bits
  – In-System Programming by On-chip Boot Program
    True Read-While-Write Operation
  – Up to 64 Kbytes Optional External Memory Space
  – Programming Lock for Software Security
  – SPI Interface for In-System Programming

• JTAG (IEEE std. 1149.1 Compliant) Interface
  – Boundary-scan Capabilities According to the JTAG Standard
  – Extensive On-chip Debug Support
  – Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface

• Peripheral Features
  – Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
  – Two Expanded 16-bit Timer/Counters with Separate Prescaler, Compare Mode, and Capture Mode
  – Real Time Counter with Separate Oscillator
  – Two 8-bit PWM Channels
  – 6 PWM Channels with Programmable Resolution from 1 to 16 Bits
  – 8-channel, 10-bit ADC
    8 Single-ended Channels
    7 Differential Channels
    2 Differential Channels with Programmable Gain (1x, 10x, 200x)
  – Byte-oriented Two-wire Serial Interface
  – Dual Programmable Serial USARTs
  – Master/Slave SPI Serial Interface
  – Programmable Watchdog Timer with On-chip Oscillator
  – On-chip Analog Comparator

• Special Microcontroller Features
  – Power-on Reset and Programmable Brown-out Detection
  – Internal Calibrated RC Oscillator
  – External and Internal Interrupt Sources
  – Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby
  and Extended Standby
  – Software Selectable Clock Frequency
  – ATmega103 Compatibility Mode Selected by a Fuse
  – Global Pull-up Disable

• I/O and Packages
  – 53 Programmable I/O Lines
  – 64-lead TQFP and 64-pad QFN/MLF

• Operating Voltages
  – 2.7V - 5.5V for Atmel ATmega64L
  – 4.5V - 5.5V for Atmel ATmega64

• Speed Grades
  – 0 - 8 MHz for ATmega64L
  – 0 - 16 MHz for ATmega64

2490R–AVR–02/2013
Pin Configuration

Figure 1. Pinout ATmega64

Note: The bottom pad under the QFN/MLF package should be soldered to ground.

Disclaimer

Typical values contained in this data sheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.
Overview

The ATmega64 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega64 achieves throughputs approaching 1 MIPS per MHz, allowing the system designer to optimize power consumption versus processing speed.

Block Diagram

Figure 2. Block Diagram

The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.
The ATmega64 provides the following features: 64 Kbytes of In-System Programmable Flash with Read-While-Write capabilities, 2 Kbytes EEPROM, 4 Kbytes SRAM, 53 general purpose I/O lines, 32 general purpose working registers, Real Time Counter (RTC), four flexible Timer/Counters with compare modes and PWM, two USARTs, a byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain, programmable Watchdog Timer with internal Oscillator, an SPI serial port, IEEE std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming, and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, both the main Oscillator and the asynchronous timer continue to run.

The device is manufactured using Atmel’s high-density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot Program can use any interface to download the Application Program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega64 is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many embedded control applications.

The ATmega64 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, In-Circuit Emulators, and evaluation kits.

ATmega103 and ATmega64 Compatibility

The ATmega64 is a highly complex microcontroller where the number of I/O locations supersedes the 64 I/O location reserved in the AVR instruction set. To ensure backward compatibility with the ATmega103, all I/O locations present in ATmega103 have the same location in ATmega64. Most additional I/O locations are added in an Extended I/O space starting from 0x60 to 0xFF (that is, in the ATmega103 internal RAM space). These location can be reached by using LD/LDS/LDD and ST/STS/STD instructions only, not by using IN and OUT instructions. The relocation of the internal RAM space may still be a problem for ATmega103 users. Also, the increased number of Interrupt Vectors might be a problem if the code uses absolute addresses. To solve these problems, an ATmega103 compatibility mode can be selected by programming the fuse M103C. In this mode, none of the functions in the Extended I/O space are in use, so the internal RAM is located as in ATmega103. Also, the extended Interrupt Vectors are removed.

The ATmega64 is 100% pin compatible with ATmega103, and can replace the ATmega103 on current printed circuit boards. The application notes “Replacing ATmega103 by ATmega128” and “Migration between ATmega64 and ATmega128” describes what the user should be aware of replacing the ATmega103 by an ATmega128 or ATmega64.
**ATmega103 Compatibility Mode**

By programming the M103C Fuse, the ATmega64 will be compatible with the ATmega103 regards to RAM, I/O pins and Interrupt Vectors as described above. However, some new features in ATmega64 are not available in this compatibility mode, these features are listed below:

- One USART instead of two, asynchronous mode only. Only the eight least significant bits of the Baud Rate Register is available.
- One 16 bits Timer/Counter with two compare registers instead of two 16 bits Timer/Counters with three compare registers.
- Two-wire serial interface is not supported.
- Port G serves alternate functions only (not a general I/O port).
- Port F serves as digital input only in addition to analog input to the ADC.
- Boot Loader capabilities is not supported.
- It is not possible to adjust the frequency of the internal calibrated RC Oscillator.
- The External Memory Interface can not release any Address pins for general I/O, neither configure different wait states to different External Memory Address sections.
- Only EXTRF and PORF exist in the MCUCSR Register.
- No timed sequence is required for Watchdog Timeout change.
- Only low-level external interrupts can be used on four of the eight External Interrupt sources.
- Port C is output only.
- USART has no FIFO buffer, so Data OverRun comes earlier.
- The user must have set unused I/O bits to 0 in ATmega103 programs.

**Pin Descriptions**

**VCC**

Digital supply voltage.

**GND**

Ground.

**Port A (PA7..PA0)**

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega64 as listed on page 73.

**Port B (PB7..PB0)**

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega64 as listed on page 74.
Port C (PC7..PC0)  Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C also serves the functions of special features of the ATmega64 as listed on page 77. In ATmega103 compatibility mode, Port C is output only, and the port C pins are not tri-stated when a reset condition becomes active.

Port D (PD7..PD0)  Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega64 as listed on page 78.

Port E (PE7..PE0)  Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port E also serves the functions of various special features of the ATmega64 as listed on page 81.

Port F (PF7..PF0)  Port F serves as the analog inputs to the A/D Converter.

Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS) and PF4(TCK) will be activated even if a reset occurs.

The TDO pin is tri-stated unless TAP states that shift out data are entered.

Port F also serves the functions of the JTAG interface.

In ATmega103 compatibility mode, Port F is an input port only.

Port G (PG4..PG0)  Port G is a 5-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port G also serves the functions of various special features.

In ATmega103 compatibility mode, these pins only serves as strobes signals to the external memory as well as input to the 32 kHz Oscillator, and the pins are initialized to PG0 = 1, PG1 = 1, and PG2 = 0 asynchronously when a reset condition becomes active, even if the clock is not running. PG3 and PG4 are Oscillator pins.
<table>
<thead>
<tr>
<th>Pin</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>RESET</strong></td>
<td>Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 19 on page 52. Shorter pulses are not guaranteed to generate a reset.</td>
</tr>
<tr>
<td><strong>XTAL1</strong></td>
<td>Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.</td>
</tr>
<tr>
<td><strong>XTAL2</strong></td>
<td>Output from the inverting Oscillator amplifier.</td>
</tr>
<tr>
<td><strong>AVCC</strong></td>
<td>AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally connected to V&lt;sub&gt;CC&lt;/sub&gt;, even if the ADC is not used. If the ADC is used, it should be connected to V&lt;sub&gt;CC&lt;/sub&gt; through a low-pass filter.</td>
</tr>
<tr>
<td><strong>AREF</strong></td>
<td>AREF is the analog reference pin for the A/D Converter.</td>
</tr>
<tr>
<td><strong>PEN</strong></td>
<td>This is a programming enable pin for the SPI Serial Programming mode. By holding this pin low during a Power-on Reset, the device will enter the SPI Serial Programming mode. PEN is internally pulled high. The pullup is shown in Figure 22 on page 52 and its value is given in Section “DC Characteristics” on page 325. PEN has no function during normal operation.</td>
</tr>
</tbody>
</table>
Resources
A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

Data Retention
Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.
About Code Examples

This datasheet contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

For I/O Registers located in extended I/O map, “IN”, “OUT”, “SBIS”, “SBIC”, “CBI”, and “SBI” instructions must be replaced with instructions that allow access to extended I/O. Typically “LDS” and “STS” combined with “SBRS”, “SBRC”, “SBR”, and “CBR”.
## Ordering Information

<table>
<thead>
<tr>
<th>Speed (MHz)</th>
<th>Power Supply (V)</th>
<th>Ordering Code(2)</th>
<th>Package(1)</th>
<th>Operation Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>2.7 - 5.5</td>
<td>ATmega64L-8AU</td>
<td>64A</td>
<td>Industrial (-40°C to 85°C)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ATmega64L-8AUR(3)</td>
<td>64A</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>ATmega64L-8MU</td>
<td>64M1</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>ATmega64L-8MUR(3)</td>
<td>64M1</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>4.5 - 5.5</td>
<td>ATmega64-16AU</td>
<td>64A</td>
<td>Industrial (-40°C to 85°C)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ATmega64-16AUR(3)</td>
<td>64A</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>ATmega64-16MU</td>
<td>64M1</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>ATmega64-16MUR(3)</td>
<td>64M1</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>2.7 - 5.5</td>
<td>ATmega64L-8AN</td>
<td>64A</td>
<td>Industrial (-40°C to 105°C)(4)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ATmega64L-8ANR(3)</td>
<td>64A</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>ATmega64L-8MN</td>
<td>64M1</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>ATmega64L-8MNR(3)</td>
<td>64M1</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>4.5 - 5.5</td>
<td>ATmega64-16AN</td>
<td>64A</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>ATmega64-16ANR(3)</td>
<td>64A</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>ATmega64-16MN</td>
<td>64M1</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>ATmega64-16MNR(3)</td>
<td>64M1</td>
<td></td>
</tr>
</tbody>
</table>

Note: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
3. Tape & Reel.
4. See characterization specification at 105°C

### Package Type

<table>
<thead>
<tr>
<th>Package Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>64A</td>
<td>64-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)</td>
</tr>
<tr>
<td>64M1</td>
<td>64-pad, 9 × 9 × 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)</td>
</tr>
</tbody>
</table>
Packaging Information

64A

Notes:
1. This package conforms to JEDEC reference MS-026, Variation AEB.
2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
3. Lead coplanarity is 0.10mm maximum.

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>NOTE</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>–</td>
<td>–</td>
<td>1.20</td>
<td></td>
</tr>
<tr>
<td>A1</td>
<td>0.05</td>
<td>–</td>
<td>0.15</td>
<td></td>
</tr>
<tr>
<td>A2</td>
<td>0.95</td>
<td>1.00</td>
<td>1.05</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>15.75</td>
<td>16.00</td>
<td>16.25</td>
<td></td>
</tr>
<tr>
<td>D1</td>
<td>13.90</td>
<td>14.00</td>
<td>14.10</td>
<td>Note 2</td>
</tr>
<tr>
<td>E</td>
<td>15.75</td>
<td>16.00</td>
<td>16.25</td>
<td></td>
</tr>
<tr>
<td>E1</td>
<td>13.90</td>
<td>14.00</td>
<td>14.10</td>
<td>Note 2</td>
</tr>
<tr>
<td>B</td>
<td>0.30</td>
<td>–</td>
<td>0.45</td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>0.09</td>
<td>–</td>
<td>0.20</td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>0.45</td>
<td>–</td>
<td>0.75</td>
<td></td>
</tr>
<tr>
<td>e</td>
<td>0.80 TYP</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
## COMMON DIMENSIONS

(Unit of Measure = mm)

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>NOTE</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>0.80</td>
<td>0.90</td>
<td>1.00</td>
<td></td>
</tr>
<tr>
<td>A1</td>
<td>—</td>
<td>0.02</td>
<td>0.05</td>
<td></td>
</tr>
<tr>
<td>b</td>
<td>0.18</td>
<td>0.25</td>
<td>0.30</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>8.90</td>
<td>9.00</td>
<td>9.10</td>
<td></td>
</tr>
<tr>
<td>D2</td>
<td>5.20</td>
<td>5.40</td>
<td>5.60</td>
<td></td>
</tr>
<tr>
<td>E</td>
<td>8.90</td>
<td>9.00</td>
<td>9.10</td>
<td></td>
</tr>
<tr>
<td>E2</td>
<td>5.20</td>
<td>5.40</td>
<td>5.60</td>
<td></td>
</tr>
<tr>
<td>e</td>
<td>0.50</td>
<td></td>
<td></td>
<td>BSC</td>
</tr>
<tr>
<td>L</td>
<td>0.35</td>
<td>0.40</td>
<td>0.45</td>
<td></td>
</tr>
<tr>
<td>K</td>
<td>1.25</td>
<td>1.40</td>
<td>1.55</td>
<td></td>
</tr>
</tbody>
</table>

Notes:

1. JEDEC Standard MO-220, (SAW Singulation) Fig. 1, VMMD.
Errata

The revision letter in this section refers to the revision of the ATmega64 device.

ATmega64, rev. A to C, E

- First Analog Comparator conversion may be delayed
- Interrupts may be lost when writing the timer registers in the asynchronous timer
- Stabilizing time needed when changing XDIV Register
- Stabilizing time needed when changing OSCCAL Register
- IDCODE masks data from TDI input
- Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request

1. First Analog Comparator conversion may be delayed
   If the device is powered by a slow rising $V_{CC}$, the first Analog Comparator conversion will take longer than expected on some devices.
   **Problem Fix/Workaround**
   When the device has been powered or reset, disable then enable the Analog Comparator before the first conversion.

2. Interrupts may be lost when writing the timer registers in the asynchronous timer
   The interrupt will be lost if a timer register that is synchronous timer clock is written when the asynchronous Timer/Counter register (TCNTx) is 0x00.
   **Problem Fix/Workaround**
   Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register (TCCRx), asynchronous Timer Counter Register (TCNTx), or asynchronous Output Compare Register (OCRx).

3. Stabilizing time needed when changing XDIV Register
   After increasing the source clock frequency more than 2% with settings in the XDIV register, the device may execute some of the subsequent instructions incorrectly.
   **Problem Fix / Workaround**
   The NOP instruction will always be executed correctly also right after a frequency change. Thus, the next 8 instructions after the change should be NOP instructions. To ensure this, follow this procedure:
   1. Clear the I bit in the SREG Register.
   2. Set the new pre-scaling factor in XDIV register.
   3. Execute 8 NOP instructions
   4. Set the I bit in SREG
   This will ensure that all subsequent instructions will execute correctly.
   **Assembly Code Example:**
   ```assembly
   CLI ; clear global interrupt enable
   OUT XDIV, temp ; set new prescale value
   NOP ; no operation
   NOP ; no operation
   NOP ; no operation
   NOP ; no operation
   NOP ; no operation
   NOP ; no operation
   NOP ; no operation
   SEI ; clear global interrupt enable
   ```
4. **Stabilizing time needed when changing OSCCAL Register**
   After increasing the source clock frequency more than 2% with settings in the OSCCAL register, the device may execute some of the subsequent instructions incorrectly.

   **Problem Fix / Workaround**
   The behavior follows errata number 3., and the same Fix / Workaround is applicable on this errata.

5. **IDCODE masks data from TDI input**
   The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

   **Problem Fix / Workaround**
   – If ATmega64 is the only device in the scan chain, the problem is not visible.
   – Select the Device ID Register of the ATmega64 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega64 while reading the Device ID Registers of preceding devices of the boundary scan chain.
   – If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega64 must be the first device in the chain.

6. **Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request.**
   Reading EEPROM by using the ST or STS command to set the EERE bit in the EECR register triggers an unexpected EEPROM interrupt request.

   **Problem Fix / Workaround**
   Always use OUT or SBI to set EERE in EECR.