Features

- Network support by hardware assisted Multiple PAN Address Filtering
- Advanced Hardware assisted Reduced Power Consumption
- High Performance, Low Power AVR® 8-Bit Microcontroller
- Advanced RISC Architecture
  - 135 Powerful Instructions – Most Single Clock Cycle Execution
  - 32x8 General Purpose Working Registers / On-Chip 2-cycle Multiplier
  - Up to 16 MIPS Throughput at 16 MHz and 1.8V – Fully Static Operation
- Non-volatile Program and Data Memories
  - 256K/128K/64K Bytes of In-System Self-Programmable Flash
    - Endurance: 10'000 Write/Erase Cycles @ 125°C (25’000 Cycles @ 85°C)
  - 8K/4K/2K Bytes EEPROM
    - Endurance: 20’000 Write/Erase Cycles @ 125°C (100’000 Cycles @ 25°C)
  - 32K/16K/8K Bytes Internal SRAM
- JTAG (IEEE std. 1149.1 compliant) Interface
  - Boundary-scan Capabilities According to the JTAG Standard
  - Extensive On-chip Debug Support
  - Programming of Flash EEPROM, Fuses and Lock Bits through the JTAG interface
- Peripheral Features
  - Multiple Timer/Counter & PWM channels
  - Real Time Counter with Separate Oscillator
  - 10-bit, 330 ks/s A/D Converter; Analog Comparator; On-chip Temperature Sensor
  - Master/Slave SPI Serial Interface
  - Two Programmable Serial USART
  - Byte Oriented 2-wire Serial Interface
- Advanced Interrupt Handler and Power Save Modes
- Watchdog Timer with Separate On-Chip Oscillator
- Power-on Reset and Low Current Brown-Out Detector
- Fully integrated Low Power Transceiver for 2.4 GHz ISM Band
  - High Power Amplifier support by TX spectrum side lobe suppression
  - Supported Data Rates: 250 kb/s and 500 kb/s, 1 Mb/s, 2 Mb/s
  - -100 dBm RX Sensitivity; TX Output Power up to 3.5 dBm
  - Hardware Assisted MAC (Auto-Acknowledge, Auto-Retry)
  - 32 Bit IEEE 802.15.4 Symbol Counter
  - SFD-Detection, Spreading; De-Spreading; Framing ; CRC-16 Computation
  - Antenna Diversity and TX/RX control / TX/RX 128 Byte Frame Buffer
  - Phase measurement support
- PLL synthesizer with 5 MHz and 500 kHz channel spacing for 2.4 GHz ISM Band
- Hardware Security (AES, True Random Generator)
- Integrated Crystal Oscillators (32.768 kHz & 16 MHz, external crystal needed)
- I/O and Package
  - 38 Programmable I/O Lines
  - 64-pad QFN (RoHS/Fully Green)
- Temperature Range: -40°C to 125°C Industrial
- Ultra Low Power consumption (1.8 to 3.6V) for AVR & Rx/Tx: 10.1mA/18.6 mA
  - CPU Active Mode (16MHz): 4.1 mA
  - 2.4GHz Transceiver: RX_ON 6.0 mA / TX 14.5 mA (maximum TX output power)
  - Deep Sleep Mode: <700nA @ 25°C
- Speed Grade: 0 – 16 MHz @ 1.8 – 3.6V range with integrated voltage regulators

Applications

- ZigBee® / IEEE 802.15.4-2011/2006/2003™ – Full and Reduced Function Device
- General Purpose 2.4GHz ISM Band Transceiver with Microcontroller
- RF4CE, SP100, WirelessHART™, ISM Applications and IPv6 / 6LoWPAN
1 Pin Configurations

Figure 1-1. Pinout ATmega256/128/64RFR2

Note: The large center pad underneath the QFN/MLF package is made of metal and internally connected to AVSS. It should be soldered or glued to the board to ensure good mechanical stability. If the center pad is left unconnected, the package might loosen from the board. It is not recommended to use the exposed paddle as a replacement of the regular AVSS pins.

2 Disclaimer

Typical values contained in this datasheet are based on simulation and characterization results of other AVR microcontrollers and radio transceivers manufactured in a similar process technology. Minimum and Maximum values will be available after the device is characterized.
3 Overview

The ATmega256/128/64RFR2 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture combined with a high data rate transceiver for the 2.4 GHz ISM band.

By executing powerful instructions in a single clock cycle, the device achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

The radio transceiver provides high data rates from 250 kb/s up to 2 Mb/s, frame handling, outstanding receiver sensitivity and high transmit output power enabling a very robust wireless communication.

3.1 Block Diagram

The AVR core combines a rich instruction set with 32 general purpose working registers. All 32 registers are directly connected to the Arithmetic Logic Unit (ALU). Two independent registers can be accessed with one single instruction executed in one clock cycle. The resulting architecture is very code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers. The system includes internal voltage regulation and an advanced power management. Distinguished by the small leakage current it allows an extended operation time from battery.

The radio transceiver is a fully integrated ZigBee solution using a minimum number of external components. It combines excellent RF performance with low cost, small size and low current consumption. The radio transceiver includes a crystal stabilized fractional-N synthesizer, transmitter and receiver, and full Direct Sequence Spread
Spectrum Signal (DSSS) processing with spreading and despreading. The device is fully compatible with IEEE802.15.4-2011/2006/2003 and ZigBee standards.

The ATmega256/128/64RFR2 provides the following features: 256K/128K/64K Bytes of In-System Programmable (ISP) Flash with read-while-write capabilities, 8K/4K/2K Bytes EEPROM, 32K/16K/8K Bytes SRAM, up to 35 general purpose I/O lines, 32 general purpose working registers, Real Time Counter (RTC), 6 flexible Timer/Counters with compare modes and PWM, a 32 bit Timer/Counter, 2 USART, a byte oriented 2-wire Serial Interface, a 8 channel, 10 bit analog to digital converter (ADC) with an optional differential input stage with programmable gain, programmable Watchdog Timer with Internal Oscillator, a SPI serial port, IEEE std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming and 6 software selectable power saving modes.

The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the RC oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, both the main RC oscillator and the asynchronous timer continue to run.

Typical supply current of the microcontroller with CPU clock set to 16MHz and the radio transceiver for the most important states is shown in the Figure 3-2 below.

**Figure 3-2** Radio transceiver and microcontroller (16MHz) supply current

The transmit output power is set to maximum. If the radio transceiver is in SLEEP mode the current is dissipated by the AVR microcontroller only.

In Deep Sleep mode all major digital blocks with no data retention requirements are disconnected from main supply providing a very small leakage current. Watchdog timer, MAC symbol counter and 32.768kHz oscillator can be configured to continue to run.
The device is manufactured using Atmel’s high-density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by on-chip boot program running on the AVR core. The boot program can use any interface to download the application program in the application Flash memory. Software in the boot Flash section will continue to run while the application Flash section is updated, providing true Read-While-Write operation. By combining an 8 bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega256/128/64RFR2 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega256/128/64RFR2 AVR is supported with a full suite of program and system development tools including: C compiler, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

3.2 Pin Descriptions

3.2.1 EVDD

External analog supply voltage.

3.2.2 DEVDD

External digital supply voltage.

3.2.3 AVDD

Regulated analog supply voltage (internally generated).

3.2.4 DVDD

Regulated digital supply voltage (internally generated).

3.2.5 DVSS

Digital ground.

3.2.6 AVSS

Analog ground.

3.2.7 Port B (PB7...PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also provides functions of various special features of the ATmega256/128/64RFR2.

3.2.8 Port D (PD7...PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also provides functions of various special features of the ATmega256/128/64RFR2.

3.2.9 Port E (PE7...PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source
current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port E also provides functions of various special features of the ATmega256/128/64RFR2.

3.2.10 Port F (PF7...PF0)

Port F is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port F also provides functions of various special features of the ATmega256/128/64RFR2.

3.2.11 Port G (PG5…PG0)

Port G is a 6-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. However, the driver strength of PG3 and PG4 is reduced compared to the other port pins. The output voltage drop ($V_{OH}, V_{OL}$) is higher while the leakage current is smaller. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port G also provides functions of various special features of the ATmega256/128/64RFR2.

3.2.12 AVSS_RFP

AVSS_RFP is a dedicated ground pin for the bi-directional, differential RF I/O port.

3.2.13 AVSS_RFN

AVSS_RFN is a dedicated ground pin for the bi-directional, differential RF I/O port.

3.2.14 RFP

RFP is the positive terminal for the bi-directional, differential RF I/O port.

3.2.15 RFN

RFN is the negative terminal for the bi-directional, differential RF I/O port.

3.2.16 RSTN

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a reset.

3.2.17 RSTON

Reset output. A low level on this pin indicates a reset initiated by the internal reset sources or the pin RSTN.

3.2.18 XTAL1

Input to the inverting 16MHz crystal oscillator amplifier. In general a crystal between XTAL1 and XTAL2 provides the 16MHz reference clock of the radio transceiver.

3.2.19 XTAL2

Output of the inverting 16MHz crystal oscillator amplifier.

3.2.20 AREF

Reference voltage output of the A/D Converter. In general this pin is left open.

3.2.21 TST

Programming and test mode enable pin. If pin TST is not used pull it to low.
3.2.22 CLKI

Input to the clock system. If selected, it provides the operating clock of the microcontroller.

3.3 Unused Pins

Floating pins can cause power dissipation in the digital input stage. They should be connected to an appropriate source. In normal operation modes the internal pull-up resistors can be enabled (in Reset all GPIO are configured as input and the pull-up resistors are still not enabled).

Bi-directional I/O pins shall not be connected to ground or power supply directly.

The digital input pins TST and CLKI must be connected. If unused pin TST can be connected to AVSS while CLKI should be connected to DVSS.

Output pins are driven by the device and do not float. Power supply pins respective ground supply pins are connected together internally.

XTAL1 and XTAL2 shall never be forced to supply voltage at the same time.

3.4 Configuration summary

According to the application requirements a variable memory size allows to optimize current consumption and leakage current.

Table 3-1 Memory Configuration

<table>
<thead>
<tr>
<th>Device</th>
<th>Flash</th>
<th>EEPROM</th>
<th>SRAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATmega256RFR2</td>
<td>256KB</td>
<td>8KB</td>
<td>32KB</td>
</tr>
<tr>
<td>ATmega128RFR2</td>
<td>128KB</td>
<td>4KB</td>
<td>16KB</td>
</tr>
<tr>
<td>ATmega64RFR2</td>
<td>64KB</td>
<td>2KB</td>
<td>8KB</td>
</tr>
</tbody>
</table>

Package and associated pin configuration are the same for all devices providing full functionality to the application.

Table 3-2 System Configuration

<table>
<thead>
<tr>
<th>Device</th>
<th>Package</th>
<th>GPIO</th>
<th>Serial IF</th>
<th>ADC channel</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATmega256RFR2</td>
<td>QFN</td>
<td>38</td>
<td>2 USART, SPI, TWI</td>
<td>8</td>
</tr>
<tr>
<td>ATmega128RFR2</td>
<td>QFN</td>
<td>38</td>
<td>2 USART, SPI, TWI</td>
<td>8</td>
</tr>
<tr>
<td>ATmega64RFR2</td>
<td>QFN</td>
<td>38</td>
<td>2 USART, SPI, TWI</td>
<td>8</td>
</tr>
</tbody>
</table>

The devices are optimized for applications based on the ZigBee and the IEEE 802.15.4 specification. Having application stack, network layer, sensor interface and an excellent power control combined in a single chip many years of operation should be possible.

Table 3-3 Application Profile

<table>
<thead>
<tr>
<th>Device</th>
<th>Application</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATmega256RFR2</td>
<td>Large Network Coordinator / Router for IEEE 802.15.4 / ZigBee Pro</td>
</tr>
<tr>
<td>ATmega128RFR2</td>
<td>Network Coordinator / Router for IEEE 802.15.4</td>
</tr>
<tr>
<td>ATmega64RFR2</td>
<td>End node device / network processor</td>
</tr>
</tbody>
</table>
3.5 Compatibility to ATmega1281/2561

The basic AVR feature set of the ATmega256/128/64RFR2 is derived from the ATmega1281/2561. Address locations and names of the implemented modules and registers are unchanged as long as it fits the target application of a very small and power efficient radio system. In addition, several new features were added.

Backward compatibility of the ATmega256/128/64RFR2 to the ATmega1281/2561 is provided in most cases. However some incompatibilities between the microcontrollers exist.

3.5.1 Port A and Port C

Port A and Port C are not implemented. The associated registers are available but will not provide any port control. Remaining ports are kept at their original address location to not require changes of existing software packages.

3.5.2 External Memory Interface

The alternate pin function “External Memory interface” using Port A and Port C is not implemented due to the missing ports.

The large internal data memory (SRAM) does not require an external memory and the associated parallel interface. It keeps the system radiation (EMC) at a very small level to provide very high sensitivity at the antenna input.

3.5.3 High Voltage Programming Mode

Alternate pin function BS2 (high voltage programming) of pin PA0 is mapped to a different pin. Entering the parallel programming mode is controlled by the TST pin.

3.5.4 AVR Oscillators and External Clock

The AVR microcontroller can utilize the high performance crystal oscillator of the 2.4GHz transceiver connected to the pins XTAL1 and XTAL2. An external clock can be applied to the microcontroller using the clock input CLKI.

3.5.5 Analog Frontend

The ATmega256/128/64RFR2 has a new A/D converter. Software compatibility is basically assured. Nevertheless to benefit from the higher conversion speeds and the better performance some changes are required.
4 Application Circuits

4.1 Basic Application Schematic

A basic application schematic of the ATmega256/128/64RFR2 with a single-ended RF connector is shown in Figure 4-1 below and the associated Bill of Material in Table 4-1 on page 10. The 50Ω single-ended RF input is transformed to the 100Ω differential RF port impedance using Balun B1. The capacitors C1 and C2 provide AC coupling of the RF input to the RF port, capacitor C4 improves matching.

**Figure 4-1. Basic Application schematic (64-pin package)**

The power supply bypass capacitors (CB2, CB4) are connected to the external analog supply pin (EVDD, pin 59) and external digital supply pin (DEVDD, pin 23). Pins 34, 44 and 54 supply the digital port pins.

Floating pins can cause excessive power dissipation (e.g. during power on). They should be connected to an appropriate source. GPIO shall not be connected to ground or power supply directly.

The digital input pins TST and CLKI must be connected. If pin TST will never be used it can be connected to AVSS while an unused pin CLKI could be connected to DVSS (see chapter "Unused Pins" on page 7).

Capacitors CB1 and CB3 are bypass capacitors for the integrated analog and digital voltage regulators to ensure stable operation and to improve noise immunity.
Capacitors should be placed as close as possible to the pins and should have a low-resistance and low-inductance connection to ground to achieve the best performance.

The crystal (XTAL), the two load capacitors (CX1, CX2), and the internal circuitry connected to pins XTAL1 and XTAL2 form the 16MHz crystal oscillator for the 2.4GHz transceiver. To achieve the best accuracy and stability of the reference frequency, large parasitic capacitances must be avoided. Crystal lines should be routed as short as possible and not in proximity of digital I/O signals. This is especially required for the High Data Rate Modes.

The 32.768 kHz crystal connected to the internal low power (sub 1µA) crystal oscillator provides a stable time reference for all low power modes including 32 Bit IEEE 802.15.4 Symbol Counter ("MAC Symbol Counter") and real time clock application using the asynchronous timer T/C2 ("Timer/Counter2 with PWM and Asynchronous Operation"). Total shunt capacitance including CX3, CX4 should not exceed 15pF across both pins. The very low supply current of the oscillator requires careful layout of the PCB and any leakage path must be avoided.

Crosstalk and radiation from switching digital signals to the crystal pins or the RF pins can degrade the system performance. The programming of minimum drive strength settings for the digital output signal is recommended (see "DPDS0 - Port Driver Strength Register 0").

<table>
<thead>
<tr>
<th>Table 4-1. Bill of Materials (BoM)</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Designator</th>
<th>Description</th>
<th>Value</th>
<th>Manufacturer</th>
<th>Part Number</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>B1</td>
<td>SMD balun</td>
<td>2.4 GHz</td>
<td>Wuerth</td>
<td>748421245</td>
<td>Filter included</td>
</tr>
<tr>
<td>CB1</td>
<td>LDO VREG bypass capacitor</td>
<td>1 µF (100nF minimum)</td>
<td>AVX</td>
<td>0603YD10SKAT2A</td>
<td></td>
</tr>
<tr>
<td>CB3</td>
<td></td>
<td></td>
<td>Johanson Technology</td>
<td>2450FB15L0001</td>
<td></td>
</tr>
<tr>
<td>CB2</td>
<td>Power supply bypass capacitor</td>
<td>1 µF (100nF minimum)</td>
<td>Murata</td>
<td>GRM188R61C105KA12D</td>
<td></td>
</tr>
<tr>
<td>CB4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X5R 10% 16V</td>
</tr>
<tr>
<td>CX1, CX2</td>
<td>16MHz crystal load capacitor</td>
<td>12 pF</td>
<td>AVX</td>
<td>06035A120JA</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Murata</td>
<td>GRP1886C1H120JA01</td>
<td></td>
</tr>
<tr>
<td>CX3, CX4</td>
<td>32.768kHz crystal load capacitor</td>
<td>12 ... 25 pF</td>
<td>AVX</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C1, C2</td>
<td>RF coupling capacitor</td>
<td>22 pF</td>
<td>Epcos</td>
<td>B37930</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Epcos AVX</td>
<td>B37920</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>06035A220JAT2A</td>
<td></td>
</tr>
<tr>
<td>C4 (optional)</td>
<td>RF matching</td>
<td>0.47 pF</td>
<td>Johnstech</td>
<td></td>
<td></td>
</tr>
<tr>
<td>XTAL</td>
<td>Crystal</td>
<td></td>
<td>ACAL Taitjen</td>
<td>XWBBPL-F-1</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Siward</td>
<td>A207-011</td>
<td></td>
</tr>
<tr>
<td>XTAL 32kHz</td>
<td>Crystal</td>
<td></td>
<td></td>
<td>Rs=100 kOhm</td>
<td></td>
</tr>
</tbody>
</table>

4.2 Extended Feature Set Application Schematic

The ATmega256/128/64RFR2 supports additional features like:

- Security Module (AES)
- High Data Rate Mode up to 2MBits/s
- Antenna Diversity using alternate pin function DIG1/2 at Port G and F
- RX/TX Indicator using alternate pin function DIG3/4 at Port G and F

An extended feature set application schematic illustrating the use of the ATmega256/128/64RFR2 Extended Feature Set, is shown in Figure 4-2 below.

**Figure 4-2. Extended Feature Application schematic**

Although this example shows all additional hardware features combined, it is possible to use all features separately or in various combinations.
5 Revision history

Please note that the referring page numbers in this section are referring to this document. The referring revision in this section are referring to the document revision

Rev. 8393CS-MCU Wireless-09/14
1. Content unchanged - recreated for combined release with the datasheet.

Rev. 8393BS-MCU Wireless-02/13
1. Phase measurement support added to page 1.

Rev. 8393AS-MCU Wireless-11/12
1. Initial release
# Table of Contents

**Features** .............................................................................................................. 1

**Applications** ..................................................................................................... 1

**1 Pin Configurations** .......................................................................................... 2

**2 Disclaimer** ...................................................................................................... 2

**3 Overview** ......................................................................................................... 3

  3.1 Block Diagram .................................................................................................. 3

  3.2 Pin Descriptions................................................................................................. 5

  3.3 Unused Pins ....................................................................................................... 7

  3.4 Configuration summary .................................................................................... 7

  3.5 Compatibility to ATmega1281/2561 ................................................................. 8

**4 Application Circuits** ........................................................................................ 9

  4.1 Basic Application Schematic .......................................................................... 9

  4.2 Extended Feature Set Application Schematic .................................................. 10

**5 Revision history** ............................................................................................... 12

**Table of Contents** ............................................................................................... 13