Compact, Loadable 16- and 32-bit Binary Counters

Introduction
The AT6000 Series architecture accommodates dense, synchronous, loadable binary counters. A 16-bit counter counts at 42 MHz, and a 32-bit at 36 MHz in AT6000-2 devices. Both counters are very compact, yet their inputs and outputs are readily accessible.

Description
Figure 1 is a block diagram representation of the I/O and architecture for a 16 or 32-bit counter. Pin CLK is the clock signal, RST the reset signal, and LOAD the load data signal. CLK is a positive, edge-triggered synchronous signal, and LOAD is an active low, synchronous signal. Pins D_0 through D_15, 31 are the load data inputs, and pins Q_0 through Q_15, 31 are the count bits. Pin C_i is the carry in; C_o is the carry out.

4-bit synchronous loadable binary counters are used to compose larger 16 or 32-bit counters. These 4-bit counters toggle on the rising edge of CLK when their RST is high and LOAD is low. Initial power-up of the AT6000 device resets all the registers. The counter begins counting on the first rising edge of CLK if C_i and RST are set high and LOAD is set low. The circuit counts by allowing each 4-bit counter stage to toggle in succession on the rising edge of CLK if the Q outputs of all prior stages are asserted. Asserting RST at any time inhibits counting, but also resets the 4-bit counters to low values.

Figure 1. Architecture and I/O of 16-bit or 32-bit Counter
Figure 2 shows the implementation of the 4-bit counter stage used in the 16- and 32-bit counter architectures. A Q output in this circuit will toggle if C_i is high and LOAD is low, and all prior Q output are asserted upon the rising edge of CLK. If C_i and LOAD are low, then Q will not change. This circuit exists as a predefined marco library element called CRP4.

To load a value into a 16-bit counter, LOAD is set high prior to the rising edge of CLK. The value is latched into the CRP4 stages on the rising edge of CLK. LOAD should then be held low until after the next rising edge of CLK to allow the carry-enable logic time to recalculate the carry-enable bit for each CRP4 stage. The carry-enable logic is the chain of two-input AND gates that generates the C_i signal inputs for each CRP4 stage. In Figure 3, if LOAD is asserted for two clock cycles the data at D_{0-15} is loaded into the CRP4 macros on the first clock cycle, and counting continues from the newly loaded value two cycles later.

During the LOAD cycle, when the data at D_{0-15} is clocked into the 16-bit counter, the carry-enable logic must have time to generate and propagate the results to every bit. Since an arbitrary number at D_{0-15} can cause a carry-enable signal to propagate along the entire length of the carry-enable chain, the critical path during a LOAD operation has the potential to pass through 17 AND gates (AN2) before entering the last register element. By holding the LOAD signal low an extra clock cycle to inhibit the counting operation (as shown in Figure 3), the carry-enable logic will have additional time to propagate the correct values to each bit.

**Figure 2.** Schematic of a 4-bit Counter Macro CRP4

![Figure 2. Schematic of a 4-bit Counter Macro CRP4](image)

**Figure 3.** Timing Diagram of Counter Load Cycle

<table>
<thead>
<tr>
<th>D_{0-15,31}</th>
<th>Value = f</th>
<th>Next Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LOAD</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q_{0-15,31}</td>
<td>Count</td>
<td>Count = f</td>
</tr>
</tbody>
</table>

FPGA
Figure 4 shows the detailed schematic of a 16-bit counter partitioned into four stages. During normal operation Q₀, the least-significant bit of the counter, is also a fast carry-enable signal. All bits greater than Q₀ must wait for Q₀ to switch logic levels before their carry-enable logic stabilizes. Q₀ is distributed to all four CRP4 macros in an attempt to balance and minimize the propagation delay of Q₀ to the Cᵢ of the more significant CRP4 macros. For example, as the more significant bits in the first stage are asserted, their values trickle through the two-input AND gates (AN2) that form part of the carry-enable logic. When all the more significant bits are asserted and Q₀ switches from low to high on the rising edge of CLK, the carry-enable signal to the Cᵢ input of the second CRP4 is enabled. While its Cᵢ signal is asserted, the CRP4 in the second stage counts on the rising edge of CLK.

By replicating and concatenating the circuitry surrounded by the dotted box, larger counter functions are realized. The performance and utilization statistics for the 16- and 32-bit counters are given in Table 1. Both implementations are available in schematic and layout form.

**Figure 4.** Schematic of Counter Architecture

**Table 1.** 16- and 32-bit Counter Performance Comparison

<table>
<thead>
<tr>
<th>Counter</th>
<th>Cell Count(1)</th>
<th>Minimum Bounding Box (X × Y)</th>
<th>Maximum Counting Speed(2)</th>
<th>Maximum Loading Speed(3)</th>
</tr>
</thead>
<tbody>
<tr>
<td>16-bit</td>
<td>76</td>
<td>10 × 8</td>
<td>22 ns/45 MHz</td>
<td>55.5 ns/18 MHz</td>
</tr>
<tr>
<td>32-bit</td>
<td>136</td>
<td>18 × 8</td>
<td>35.7 ns/28 MHz</td>
<td>83.3 ns/12 MHz</td>
</tr>
</tbody>
</table>

Notes:
1. Includes cells used as wires.
2. Worse-Case Commercial Operating Conditions: CLK → C₀, 70°C, 4.75V.
3. Worse-Case Commercial Operating Conditions: LOAD → Q₀₁₅₃₁.