TSC695F

Get Started

We'll tell you all you need to know to start evaluating and working with this product.

» Start Now

» Contact Sales

» Request Samples

» Sign-up for News

Related Items

Documents for TSC695F

Datasheet

PDF

Software

Description

9512/003 (for TSC695F) ESA-ESCC
(file size: 321, 40 pages, updated: 03/2004)

5962-00540 (for TSC695F) Standard Microcircuit Drawing
(file size: 325, updated: 01/1900)

TSC695 Errata
(file size: 64227, 2 pages, revision D, updated: 07/2006)

SPARC Processor TSC695 Errata Sheet

TSC695F Datasheet
(file size: 2737375, 42 pages, updated: 08/2004)

TSC695F User Manual Datasheet
(file size: 1556126, 110 pages, updated: 12/2003)

The Rad Hard 32-bit SPARC Embedded Processor (TSC695F), ERC32 Single-chip, is a
highly integrated, high-performance 32-bit RISC embedded processor implementing the
SPARC architecture V7 specification. It has been developed with the support of the ESA
(European Space Agency), and offers a full development environment for embedded
space applications.

Application Note

PDF

Software

Description

Checking TSC695 Code for Occurrence of FCMPxx/IUop/STDF Instruction Sequence
(file size: 58481, 4 pages, revision B, updated: 09/2006)

This application note provides TSC695 users with a description of the procedure to check their code for potential occurrence of specific FCMPxx/IUop (1)/STDF instruction sequence.

Annulled Cycle Management on the TSC695 SPARC Processor
(file size: 65710, 6 pages, updated: 02/2004)

The aim of this application note is to provide TSC695 users with an overview of the annulled cycle management on the TSC695 processor.

Applicability of TSC695F Application Notes or Errata Sheet to ERC32 Chipset
(file size: 43284, 2 pages, revision D, updated: 07/2006)

Applicability of TSC695F Application Notes or Errata Sheet to ERC32 Chipset

EDAC Testing Injection of Correctable and Uncorrectable Errors
(file size: 79921, 8 pages, updated: 12/2003)

This application note describes how to test the TSC695 trap mechanism when the EDAC is enabled.

Trap Generation Under EDAC and Parity Protection
(file size: 143799, 9 pages, updated: 12/2003)

This application note describes the trap mechanisms used by the TSC695 processor when accessing memory areas that are protected by EDAC and parity.

Brochure

PDF

Software

Description

Atmel Aerospace Rad-Hard Integrated Circuits
(file size: 654KB, 12 pages, revision I, updated: 09/2012)

For over 25 years, Atmel has been a leading supplier providing highly integrated solutions to the Aerospace industry.

Flyer

PDF

Software

Description

Atmel Space Rad-Hard Processors and Communications ICs
(file size: 178KB, 2 pages, revision A, updated: 07/2012)

Overview

PDF

Software

Description

Package Thermal Characteristics in a Space Environment
(file size: 197511, 7 pages, revision B, updated: 02/2009)

Package Thermal Characteristics in a Space Environment

Aerospace Products Quality Flows
(file size: 98429, 9 pages, revision D, updated: 06/2008)

For Space, Avionic and Military Projects, production screenings and qualification are compliant either with ESCC 9000 or MIL-PRF-38535. Atmel is fully DSCC QML qualified for level Q (military) and V (space). Atmel is ESCC qualified for MH1RT asic’s according to ESCC 2549000 (ESCC QML).

Aerospace Products Radiation Policy
(file size: 111422, 8 pages, updated: 06/2003)

Atmel's Aerospace Products Radiation Policy.

User Guide

PDF

Software

Description

TSC695 Development Tools
(file size: 182456, 24 pages, revision A, updated: 05/2005)

This document describes the tools available for software and hardware development around the TSC695 SPARC processor.

SPARC V7.0 Instruction Set
(137 pages, updated: 08/2001)

The notations are taken from Sun’s SPARC Assembler and describe the suggested assembly language syntax for the instruction definitions.