Introduction

The Two-wire Serial Interface (TWI) is compatible with Philips I2C protocol. The bus allows simple, robust, and cost effective communication between integrated circuits in electronics. The strengths of the TWI bus is that it is capable of addressing up to 128 devices using the same bus, arbitration, and the possibility to have multiple masters on the bus.

A hardware TWI module is included in most of the AVR devices.

This application note describes a TWI slave implementation in the form of a full-featured driver and contains an example usage of this driver. The driver handles transmission according to both Standard mode (<100kbps) and Fast mode (<400kbps).

Features

- C-code driver for TWI slave
- Compatible with Philips I2C protocol
- Uses the hardware TWI module
- Interrupt driven transmission
- Supports both Standard mode and Fast mode
- Wake up from all sleep modes on own address recognition
# Table of Contents

Introduction................................................................................................................................. 1

Features.......................................................................................................................................... 1

1. Overview..................................................................................................................................... 3
   1.1. Two-wire serial Interface........................................................................................................ 3
   1.2. The AVR TWI Module........................................................................................................... 4
       1.2.1. Control Unit.................................................................................................................... 4
       1.2.2. Bit Rate Generator......................................................................................................... 5
       1.2.3. SCL and SDA Pins........................................................................................................... 5
       1.2.4. Address Match Unit....................................................................................................... 6
       1.2.5. Bus Interface Unit.......................................................................................................... 6

2. Implementation............................................................................................................................. 7
   2.1. Functions.................................................................................................................................. 7

3. Summary...................................................................................................................................... 12

4. Revision History.......................................................................................................................... 13
1. **Overview**

This chapter provides a short description of the TWI interface and the TWI module on the Atmel® megaAVR®. For more information, refer to the specific device datasheets.

1.1. **Two-wire serial Interface**

The Two-wire Serial Interface (TWI) is ideally suited for typical microcontroller applications. The TWI protocol allows the systems designer to interconnect up to 128 individually addressable devices using only two bi-directional bus lines—one for clock (SCL) and one for data (SDA). The only external hardware required to implement the bus is a single pull-up resistor for each of the TWI bus lines. All devices connected to the bus have individual addresses, and mechanisms for resolving bus contention are inherent in the TWI protocol.

**Figure 1-1. TWI Bus Interconnection**

![TWI Bus Interconnection Diagram](image)

The TWI bus is a multi-master bus where one or more devices is capable of taking control of the bus, can be connected. Only Master devices can drive both the SCL and SDA lines while a Slave device is only allowed to issue data on the SDA line.

The data transfer is always initiated by a Bus Master device. A high to low transition on the SDA line while SCL is high is defined to be a START condition or a repeated start condition.

**Figure 1-2. TWI Address and Data Packet Format**

![TWI Address and Data Packet Format](image)

A START condition is always followed by the (unique) 7-bit slave address and then by a Data Direction bit. The Slave device addressed now acknowledges to the Master by holding SDA low for one clock cycle. If the Master does not receive any acknowledge the transfer is terminated. Depending of the Data Direction bit, the Master or Slave now transmits 8-bit of data on the SDA line. The receiving device then acknowledges the data. Multiple bytes can be transferred in one direction before a repeated START or a
STOP condition is issued by the Master. The transfer is terminated when the Master issues a STOP condition. A STOP condition is defined by a low to high transition on the SDA line while the SCL is high. If a Slave device cannot handle incoming data until it has performed some other function, it can hold SCL low to force the Master into a wait-state.

All data packets transmitted on the TWI bus are 9 bits, consisting of one data byte and an acknowledge bit. During a data transfer, the master generates the clock and the START and STOP conditions, while the receiver is responsible for acknowledging the reception. An Acknowledge (ACK) is signaled by the receiver pulling the SDA line low during the ninth SCL cycle. If the receiver leaves the SDA line high, a NACK is signaled.

1.2. The AVR TWI Module

The TWI module consists of several sub modules, as shown in following figure. All registers drawn in a thick line are accessible through the AVR data bus.

**Figure 1-3. Overview of the TWI Module in the AVR Devices**

1.2.1. Control Unit

The AVR TWI module can operate in both Master and Slave mode. The mode of operation is distinguished by the TWI status codes in the TWI Status Register (TWSR) and by the use of certain bits in the TWI Control Register (TWCR).

A set of predefined status codes covers the different states that the TWI can be in when a TWI event occurs. The status codes are divided in Master and Slave codes and further in receive and transmit related codes. Status codes for Bus Error and Idle also exist.
The TWI module operates as a state machine and is event driven: if a START CONDITION followed by a TWI address matches the address in the Slave’s TWI Address Register (TWAR) the TWINT flag is set, resulting in the execution of the corresponding interrupt (if Global Interrupt and TWI interrupts are enabled). The firmware of the Slave responds by reading the status code in TWSR and responding accordingly. All TWI events will set the TWINT flag, and the firmware must respond based on the status in TWSR.

As long as the TWINT Flag is set, the SCL line is held low. This allows the application software to complete its tasks before allowing the TWI transmission to continue.

The TWINT Flag is set after
- the TWI has transmitted a START/REPEATED START condition
- the TWI has transmitted SLA+R/W
- the TWI has transmitted an address byte
- the TWI has lost arbitration
- the TWI has been addressed by own Slave address or general call
- the TWI has received a data byte
- a STOP or REPEATED START has been received while still addressed as a Slave
- a bus error has occurred due to an illegal START or STOP condition

1.2.2. Bit Rate Generator

The Bit Rate Generator unit controls the period of SCL when operating in a Master mode. The SCL period is controlled by settings in the TWI Bit Rate Register (TWBR) and the Prescaler bits in the TWI Status Register (TWSR). Slave operation does not depend on Bit Rate or Prescaler settings, but the CPU clock frequency in the Slave must be at least 16 times higher than the SCL frequency. The following table shows minimum CPU clock speeds for normal and high speed TWI transmission.

<table>
<thead>
<tr>
<th>CPU clock frequency [MHz]</th>
<th>SCL frequency [kHz]</th>
</tr>
</thead>
<tbody>
<tr>
<td>&gt;6.4</td>
<td>400</td>
</tr>
<tr>
<td>&gt;1.6</td>
<td>100</td>
</tr>
</tbody>
</table>

1.2.3. SCL and SDA Pins

Both TWI lines (SDA and SCL) are bi-directional, therefore outputs connected to the TWI bus must be of an open-drain or an open-collector type. Each line must be connected to the supply voltage via a pull-up resistor. A line is then logic high when none of the connected devices drives the line, and logic low if one or more drives the line low.

The output drivers contain a slew-rate limiter. The input stages contain a spike suppression unit removing spikes shorter than 50ns. Note that the internal pull-ups in the AVR pads can be enabled by setting the PORT bits corresponding to the SCL and SDA pins, as explained in the I/O Port section. In some systems, the internal pull-ups can eliminate the need for external resistors.

The following figure shows how to connect the TWI units to the TWI bus. The value of $R_p$ depends on $V_{CC}$ and the bus capacitance, typically 4.7kΩ.
1.2.4. **Address Match Unit**

The Address Match unit is only used in slave mode, and checks if the received address bytes match the 7-bit address in the TWI Address Register (TWAR). Upon an address match, the Control Unit is informed, allowing correct action to be taken. The TWI may or may not acknowledge its address, depending on settings in the TWCR.

On devices with a TWI Address Mask Register (TWAMR) the Address Match unit can react on a masked subset of addresses.

Although the clock system to the TWI is turned off in all sleep modes, the interface can still acknowledge its own Slave address or the general call address by using the TWI Bus clock as a clock source. The part will then wake up from sleep and the TWI will hold the SCL clock low during the wake up and until the TWINT Flag is cleared.

1.2.5. **Bus Interface Unit**

This unit contains the Data and Address Shift Register (TWDR), a START/STOP Controller and Arbitration detection hardware. The TWDR contains the address or data bytes to be transmitted or received. In addition it also contains a register containing the (N)ACK bit to be transmitted or received. Note that after waking up from sleep the content of TWDR is undefined. I.e. on devices with multi-slave address support it is not possible to use the TWDR content to determine what slave address that triggered the device to wake up from sleep.

The START/STOP Controller is responsible for generation and detection of START, REPEATED START, and STOP conditions. The START/STOP controller is able to detect START and STOP conditions even when the AVR MCU is in one of the sleep modes, enabling the MCU to wake up if addressed by a Master. If the TWI has initiated a transmission as Master, the Arbitration Detection hardware continuously monitors the transmission trying to determine if arbitration is in process. If the TWI has lost an arbitration, the Control Unit is informed. Correct action can then be taken and appropriate status codes generated.
2. Implementation

The implemented code in this application note is a pure slave driver. The TWI modules also support master operation. See AVR315: Using the TWI module as I2C master for a sample of a master driver. The master and slave drivers could be merged to one combined master and slave driver, but this is not the scope of this application note.

The slave driver c-code consists of three files:

1. TWI_Slave.c
2. TWI_Slave.h
3. Main.c

There is an example on how to use the driver in the main.c file. The TWI_Slave.h file must be included in the main application and contains all function declarations and defines for all TWI status codes. The TWI status code defines can be used to evaluate error messages and to take appropriate actions. The file TWI_Slave.c contains all the driver functions.

Some devices have an additional TWI Address Mask Register (TWAMR) that enables a device to respond to several TWI slave addresses. A customized version of the standard implementation described here, is included in the application note attachment.

2.1. Functions

The driver consists of the TWI Interrupt Service Routine and several functions. All functions are available for use outside the driver file scope. However, some of them are also used internally by the driver itself. All functions in the driver are listed in the following table.

<table>
<thead>
<tr>
<th>Function name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>void TWI_Slave_Initialise(unsigned char ownSlaveAddress)</td>
<td>Call this function to set up the TWI slave to its initial standby state. Remember to enable interrupts from the main application after initializing the TWI. Pass both the slave address and the requirements for triggering on a general call in the same byte. Use e.g. this notation when calling this function: TWI_Slave_Initialise((TWI_slaveAddress&lt;&lt;TWI_ADR_BITS)</td>
</tr>
<tr>
<td>void TWI_Start_Transceiver_With_Data(unsigned char *message, unsigned char messageSize)</td>
<td>Call this function to send a prepared message, or start the Transceiver for reception. Include a pointer to the data to be sent if a SLA+W is received. The data will be copied to the TWI buffer. Also include how many bytes that should be sent. Note that unlike the similar Master function, the Address byte is not included in the message buffers. The function will hold execution (loop) until the TWI_ISR has completed with the previous operation, then initialize the next operation and return.</td>
</tr>
</tbody>
</table>
### Function name | Description
--- | ---
void TWI_Start_Transceiver( ) | Call this function to start the Transceiver without specifying new transmission data. Useful for restarting a transmission, or just starting the transceiver for reception. The driver will reuse the data previously put in the transceiver buffers. The function will hold execution (loop) until the TWI_ISR has completed with the previous operation, then initialize the next operation and return.

unsigned char TWI_Transceiver_Busy( ) | Call this function to test if the TWI_ISR is busy transmitting.

unsigned char TWI_Get_State_Info( ) | Call this function to fetch the state information of the previous operation. The function will hold execution (loop) until the TWI_ISR has completed with the previous operation. If there was an error, then the function will return the TWIState code.

unsigned char TWI_Get_Data_From_Transceiver(unsigned char *message, unsigned char messageSize) | Call this function to read out the received data from the TWI transceiver buffer. I.e. first call TWI_Start_Transceiver to get the TWI Transceiver to fetch data. Then run this function to collect the data when they have arrived. Include a pointer to where to place the data and the number of bytes to fetch in the function call. The function will hold execution (loop) until the TWI_ISR has completed with the previous operation, before reading out the data and returning. If there was an error in the previous transmission the function will return the TWIState code.

ISR(TWI_vect){For GCC}/
__interrupt void TWI_ISR(void)
(For IAR) | This function is the Interrupt Service Routine (ISR), and automatically called when the TWI interrupt is triggered; that is whenever a TWI event has occurred. This function should not be called directly from the main application.

The following table consists the description of the driver register byte containing status information from the last transceiver operation. Available as bit fields within a byte.

#### Table 2-2. Description of the Driver Status Register Byte

<table>
<thead>
<tr>
<th>TWI_statusReg</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TWI_statusReg.lastTransOK</td>
<td>Set to 1 when an operation has completed successfully.</td>
</tr>
<tr>
<td>TWI_statusReg.RxDataInBuf</td>
<td>This setting is only valid if lastTransOK is set to 1. Set to 1 when data has been received and stored in the transceiver buffer. I.e. if 0 then it was a transmission.</td>
</tr>
<tr>
<td>TWI_statusReg.genAddressCall</td>
<td>This setting is only valid if RxDataInBuf is set to 1. It is set to 1 when the reception was a General Call. I.e. if 0 then it was an Address Match.</td>
</tr>
</tbody>
</table>

The following Flowchart shows the process of receiving and transmitting data over the TWI interface through the drivers. Data is passed through parameters to the functions while the status of an operation is available through a global status variable. In the flowchart there is suggested a place to add error handling code. Note that if this is not implemented in this example, then an error state will lead to a restart of the slave transceiver which could be a way of handling an error transmission.
The following flowchart contains the TWI Driver itself. The transceiver uses only one transmission buffer. At any time a message from the master will be processed on this buffer, i.e. a Master Write will overwrite the content, while a Master Read will transmit the content of this buffer.

When calling the Start Transceiver function the complete message is copied into the transceiver buffer. Then it enables the TWI interrupt to initiate the transceiver. The Interrupt then takes care of the complete transmission and disables itself when the transmission is completed, or if an error state occurs. The driver can this way poll the interrupt enable bit to check if a transmission is complete. The main application is only allowed to access the global transceiver variables while the TWI transceiver is not busy. The interrupt stores eventual error states in a variable that is available for the main application through a function call.

Note that the driver puts the TWI module in passive mode after each transceiver operation. This is to enable the application to read and interpreted the message from the master before responding to any new requests. All new messages from the master coming before the TWI slave is restarted will therefore be NACKed on. It is therefore important that the master gives the slave enough time to respond before sending the next message.
In the following Flowchart there is a more detailed description of the actions for each event/state in the TWI Interrupt Service Routine. The left column contains the different states/events the TWI state machine can be in when entering the Interrupt. A case switch executes the different actions dependent on the cause of the interrupt call.
Figure 2-3. TWI Interrupt Service Routine

TWI Interrupt

- Own SLA+R has been received; ACK has been returned
- Data byte in TWDR has been transmitted and ACK received
- General call address has been transmitted; ACK has been returned
- Own SLA+W has been received; ACK has been returned
- Previously addressed; with general call, data has been received; ACK has been returned
- A STOP condition or repeated START condition has been received while still addressed as Slave
- Data byte in TWDR has been transmitted and NACK received
- Previously addressed
  - Own SLA+W; data has been received, NACK has been returned
  - Previously addressed
    - Own SLA+W; data has been received, NACK has been returned
  - Last Data byte in TWDR has been transmitted (TWEA=0) and ACK has been received
  - Bus error due to an illegal START or STOP condition

Error States

- Buffer pointer=expected msgSize?
- Set Success bit in StatusReg
- Store TWI state information
- Disable TWI interrupt
- Clear TWI interrupt flag
- Return

Reset bufferPointer
Copy data from current buffer position to data register. Post incr pointer.
Set General call Bit in status Reg
Reset bufferPointer
Set Data in RollBuf Bit in StatusReg
Copy from data register to current buffer position.
Set Success bit in StatusReg
Return

Atmel AVR311: Using the TWI Module as I2C Slave [APPLICATION NOTE]
Atmel-2565E-Using-the-TWI-Module-as-I2C-Slave_AVR311_Application Note-03/2016
3. **Summary**

This application note describes how to configure TWI module as a slave and example driver software to implement the same. The firmware for both standard (single slave) and multi slave mode is included in the application note as attachment.
##Revision History

<table>
<thead>
<tr>
<th>Doc Rev.</th>
<th>Date</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>2565E</td>
<td>03/2016</td>
<td>The firmware is ported to Atmel Studio 7.0.</td>
</tr>
<tr>
<td>2565D</td>
<td>08/2009</td>
<td>Initial Document Released.</td>
</tr>
</tbody>
</table>