Table of Contents

Section 1
Overview................................................................. 1-1
  1.1 Scope................................................................. 1-1
  1.2 Deliverables .................................................... 1-1
  1.3 The AT91SAM7X-EK Evaluation Board .............. 1-1

Section 2
Setting Up the AT91SAM7X-EK Evaluation Board .... 2-1
  2.1 Electrostatic Warning ........................................ 2-1
  2.2 Requirements ................................................... 2-1
  2.3 Layout ............................................................. 2-2
  2.4 Powering Up the Board ...................................... 2-3
  2.5 Getting Started ................................................ 2-3
  2.6 AT91SAM7X-EK Block Diagram ....................... 2-4

Section 3
Board Description .................................................... 3-1
  3.1 AT91SAM7X Microcontroller .......................... 3-1
  3.2 AT91SAM7X Block Diagram ............................ 3-4
  3.3 AT91SAM7XC Microcontroller ......................... 3-5
  3.4 AT91SAM7XC Export Regulations Statement .... 3-7
  3.5 AT91SAM7XC Block Diagram .......................... 3-8
  3.6 Memory ............................................................ 3-9
  3.7 Clock Circuitry .................................................. 3-9
  3.8 Reset Circuitry ................................................... 3-9
  3.9 Power Supply Circuitry ...................................... 3-9
  3.10 Remote Communication .................................... 3-9
  3.11 Analog Interface ............................................. 3-9
  3.12 User Interface .................................................. 3-9
  3.13 Debug Interface .............................................. 3-10
  3.14 Expansion Slot .............................................. 3-10

Section 4
Configuration Straps ............................................... 4-1
  4.1 Configuration Straps ........................................ 4-1

Section 5
Schematics .......................................................... 5-1
  5.1 Schematics ...................................................... 5-1
Section 6
Errata .................................................................................................... 6-1
  6.1 Errata ......................................................................................... 6-1

Section 7
Revision History .................................................................................. 7-1
  7.1 Revision History ......................................................................... 7-1
Section 1
Overview

1.1 Scope
The AT91SAM7X-EK and the AT91SAM7XC-EK evaluation kits enable evaluation capabilities and code development of applications running on the AT91SAM7X or the AT91SAM7XC microcontroller.

This guide focuses on the AT91SAM7X-EK board as a common evaluation platform for the AT91SAM7X and AT91SAM7XC devices in a 100-lead LQFP package.

1.2 Deliverables
The package contains the following items:

- a board marked AT91SAM7X-EK
- one A/B-type USB cable
- one crossed serial RS232 cable
- one RJ45 crossed Ethernet cable
- universal input AC/DC power supply with US and EU plug adapter
- one DVD-ROM containing summary and full datasheets, datasheets with electrical and mechanical characteristics, application notes and getting started documents for all development boards and AT91 microcontrollers. An AT91 software package with C and assembly listings is also provided. This allows the user to begin evaluating the AT91 ARM® Thumb® 32-bit microcontroller quickly.

1.3 The AT91SAM7X-EK Evaluation Board
Depending on the model of the kit, the board is equipped with either an AT91SAM7X256 or an AT91SAM7XC256 (100-pin LQFP Green package) together with the following interfaces:

- USB device port
- DBGU serial communication port
- RS232 serial communication port with RTS/CTS
- JTAG/ICE debug interface connector
- serial CAN communication ports
- MII Ethernet 100-base TX with auto MDIX capability
- buffered analog input and PWM output
Overview

- Power LED and general-purpose LEDs
- DataFlash® card slot
- expansion connector
- Atmel® serial DataFlash
- One footprint for Atmel Serial EEPROM (MN11)
Section 2

Setting Up the AT91SAM7X-EK Evaluation Board

2.1 Electrostatic Warning

The AT91SAM7X-EK evaluation board is shipped in a protective anti-static package. The board must not be subjected to high electrostatic potentials. A grounding strap or similar protective device should be worn when handling the board. Avoid touching the component pins or any other metallic element.

2.2 Requirements

In order to set up the AT91SAM7X-EK evaluation board, the following items are required:

- the AT91SAM7X-EK evaluation board itself
- an A/B-type USB cable

or

- a DC USB power adapter (5V at 0.5 A) with USB A/B cable

Note: The kit is not delivered with a JTAG/ICE interface which is required to start evaluating the device.
2.3 Layout

Figure 2-1. Layout - Top View
2.4 Powering Up the Board

The AT91SAM7X-EK board is self-powered by the USB port or by a USB power adapter.

2.5 Getting Started

The AT91SAM7X-EK evaluation board is delivered with a DVD-ROM containing all necessary information and step-by-step procedures for working with the most common development tool chains. Please refer to this DVD-ROM, or to the AT91 web site, http://www.atmel.com/products/AT91/, for the most up-to-date information on getting started with the evaluation kit.
2.6 AT91SAM7X-EK Block Diagram

Figure 2-3. Block Diagram
Section 3

Board Description

### 3.1 AT91SAM7X Microcontroller

- Incorporates the ARM7TDMI® ARM® Thumb® Processor
  - High-performance 32-bit RISC Architecture
  - High-density 16-bit Instruction Set
  - Leader in MIPS/Watt
  - EmbeddedICE™, Debug Communication Channel Support

- Internal High-speed Flash
  - 256 Kbytes (AT91SAM7X256) Organized in 1024 Pages of 256 Bytes
  - 128 Kbytes (AT91SAM7X128) Organized in 512 Pages of 256 Bytes
  - Single Cycle Access at Up to 30 MHz in Worst Case Conditions
  - Prefetch Buffer Optimizing Thumb Instruction Execution at Maximum Speed
  - Page Programming Time: 6 ms, Including Page Auto-erase, Full Erase Time: 15 ms
  - 10,000 Write Cycles, 10-year Data Retention Capability, Sector Lock Capabilities, Flash Security Bit
  - Fast Flash Programming Interface for High Volume Production

- Internal High-speed SRAM, Single-cycle Access at Maximum Speed
  - 64 Kbytes (AT91SAM7X256)
  - 32 Kbytes (AT91SAM7X128)

- Memory Controller (MC)
  - Embedded Flash Controller, Abort Status and Misalignment Detection

- Reset Controller (RSTC)
  - Based on Power-on Reset Cells and Low-power Factory-calibrated Brownout Detector
  - Provides External Reset Signal Shaping and Reset Source Status

- Clock Generator (CKGR)
  - Low-power RC Oscillator, 3 to 20 MHz On-chip Oscillator and one PLL

- Power Management Controller (PMC)
Board Description

- Power Optimization Capabilities, Including Slow Clock Mode (Down to 500 Hz) and Idle Mode
- Four Programmable External Clock Signals

- **Advanced Interrupt Controller (AIC)**
  - Individually Maskable, Eight-level Priority, Vectored Interrupt Sources
  - Two External Interrupt Sources and One Fast Interrupt Source, Spurious Interrupt Protected

- **Debug Unit (DBGU)**
  - 2-wire UART and Support for Debug Communication Channel interrupt, Programmable ICE Access Prevention

- **Periodic Interval Timer (PIT)**
  - 20-bit Programmable Counter plus 12-bit Interval Counter

- **Windowed Watchdog (WDT)**
  - 12-bit key-protected Programmable Counter
  - Provides Reset or Interrupt Signals to the System
  - Counter May Be Stopped While the Processor is in Debug State or in Idle Mode

- **Real-time Timer (RTT)**
  - 32-bit Free-running Counter with Alarm
  - Runs Off the Internal RC Oscillator

- **Two Parallel Input/Output Controllers (PIO)**
  - Sixty-two Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os
  - Input Change Interrupt Capability on Each I/O Line
  - Individually Programmable Open-drain, Pull-up Resistor and Synchronous Output

- **Thirteen Peripheral DMA Controller (PDC) Channels**

- **One USB 2.0 Full Speed (12 Mbits per second) Device Port**
  - On-chip Transceiver, 1352-byte Configurable Integrated FIFOs

- **One Ethernet MAC 10/100 base-T**
  - Media Independent Interface (MII) or Reduced Media Independent Interface (RMII)
  - Integrated 28-byte FIFOs and Dedicated DMA Channels for Transmit and Receive

- **One Part 2.0A and Part 2.0B Compliant CAN Controller**
  - Eight Fully-programmable Message Object Mailboxes, 16-bit Time Stamp Counter

- **One Synchronous Serial Controller (SSC)**
  - Independent Clock and Frame Sync Signals for Each Receiver and Transmitter
  - I²S Analog Interface Support, Time Division Multiplex Support
  - High-speed Continuous Data Stream Capabilities with 32-bit Data Transfer
Two Universal Synchronous/Asynchronous Receiver Transmitters (USART)
  – Individual Baud Rate Generator, IrDA® Infrared Modulation/Demodulation
  – Support for ISO7816 T0/T1 Smart Card, Hardware Handshaking, RS485 Support
  – Full Modem Line Support on USART1

Two Master/Slave Serial Peripheral Interfaces (SPI)
  – 8- to 16-bit Programmable Data Length, Four External Peripheral Chip Selects

One Three-channel 16-bit Timer/Counter (TC)
  – Three External Clock Inputs, Two Multi-purpose I/O Pins per Channel
  – Double PWM Generation, Capture/Waveform Mode, Up/Down Capability

One Four-channel 16-bit Power Width Modulation Controller (PWMC)

One Two-wire Interface (TWI)
  – Master Mode Support Only, All Two-wire Atmel EEPROMs Supported

One 8-channel 10-bit Analog-to-Digital Converter, Four Channels Multiplexed with Digital I/Os

SAM-BA™ Boot Assistance
  – Default Boot program
  – Interface with SAM-BA Graphic User Interface

IEEE® 1149.1 JTAG Boundary Scan on All Digital Pins

5V-tolerant I/Os, Including Four High-current Drive I/O lines, Up to 16 mA Each

Power Supplies
  – Embedded 1.8V Regulator, Drawing up to 100 mA for the Core and External Components
  – 3.3V VDDIO I/O Lines Power Supply, Independent 3.3V VDDFLASH Flash Power Supply
  – 1.8V VDDCORE Core Power Supply with Brownout Detector

Fully Static Operation: Up to 55 MHz at 1.65V and 85°C Worst Case Conditions

Available in a 100-lead LQFP Green Package
3.2 AT91SAM7X Block Diagram

**Figure 3-1.** Block Diagram
3.3 AT91SAM7XC Microcontroller

- Incorporates the ARM7TDMI® ARM® Thumb® Processor
  - High-performance 32-bit RISC Architecture
  - High-density 16-bit Instruction Set
  - Leader in MIPS/Watt
  - EmbeddedICE™, Debug Communication Channel Support

- Internal High-speed Flash
  - 256 Kbytes (AT91SAM7XC256) Organized in 1024 Pages of 256 Bytes
  - 128 Kbytes (AT91SAM7XC128) Organized in 512 Pages of 256 Bytes
  - Single Cycle Access at Up to 30 MHz in Worst Case Conditions
  - Prefetch Buffer Optimizing Thumb Instruction Execution at Maximum Speed
  - Page Programming Time: 6 ms, Including Page Auto-erase,
    Full Erase Time: 15 ms
  - 10,000 Write Cycles, 10-year Data Retention Capability,
    Sector Lock Capabilities, Flash Security Bit
  - Fast Flash Programming Interface for High Volume Production

- Internal High-speed SRAM, Single-cycle Access at Maximum Speed
  - 64 Kbytes (AT91SAM7XC256)
  - 32 Kbytes (AT91SAM7XC128)

- Memory Controller (MC)
  - Embedded Flash Controller, Abort Status and Misalignment Detection

- Reset Controller (RSTC)
  - Based on Power-on Reset Cells and Low-power Factory-calibrated Brownout Detector
  - Provides External Reset Signal Shaping and Reset Source Status

- Clock Generator (CKGR)
  - Low-power RC Oscillator, 3 to 20 MHz On-chip Oscillator and one PLL

- Power Management Controller (PMC)
  - Power Optimization Capabilities, Including Slow Clock Mode (Down to 500 Hz)
    and Idle Mode
  - Four Programmable External Clock Signals

- Advanced Interrupt Controller (AIC)
  - Individually Maskable, Eight-level Priority, Vectored Interrupt Sources
  - Two External Interrupt Sources and One Fast Interrupt Source, Spurious Interrupt Protected

- Debug Unit (DBGU)
  - 2-wire UART and Support for Debug Communication Channel interrupt,
    Programmable ICE Access Prevention

- Periodic Interval Timer (PIT)
  - 20-bit Programmable Counter plus 12-bit Interval Counter

- Windowed Watchdog (WDT)
Board Description

- 12-bit key-protected Programmable Counter
- Provides Reset or Interrupt Signals to the System
- Counter May Be Stopped While the Processor is in Debug State or in Idle Mode

■ Real-time Timer (RTT)
- 32-bit Free-running Counter with Alarm
- Runs Off the Internal RC Oscillator

■ Two Parallel Input/Output Controllers (PIO)
- Sixty-two Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os
- Input Change Interrupt Capability on Each I/O Line
- Individually Programmable Open-drain, Pull-up Resistor and Synchronous Output

■ Seventeen Peripheral DMA Controller (PDC) Channels

■ One Advanced Encryption System (AES)
- 128-bit Key Algorithm, Compliant with FIPS PUB 197 Specifications
- Buffer Encryption/Decryption Capabilities with PDC

■ One Triple Data Encryption System (TDES)
- Two-key or Three-key Algorithms, Compliant with FIPS PUB 46-3 Specifications
- Optimized for Triple Data Encryption Capability

■ One USB 2.0 Full Speed (12 Mbits per second) Device Port
- On-chip Transceiver, 1352-byte Configurable Integrated FIFOs

■ One Ethernet MAC 10/100 base-T
- Media Independent Interface (MII) or Reduced Media Independent Interface (RMII)
- Integrated 28-byte FIFOs and Dedicated DMA Channels for Transmit and Receive

■ One Part 2.0A and Part 2.0B Compliant CAN Controller
- Eight Fully-programmable Message Object Mailboxes, 16-bit Time Stamp Counter

■ One Synchronous Serial Controller (SSC)
- Independent Clock and Frame Sync Signals for Each Receiver and Transmitter
- I²S Analog Interface Support, Time Division Multiplex Support
- High-speed Continuous Data Stream Capabilities with 32-bit Data Transfer

■ Two Universal Synchronous/Asynchronous Receiver Transmitters (USART)
- Individual Baud Rate Generator, IrDA® Infrared Modulation/Demodulation
- Support for ISO7816 T0/T1 Smart Card, Hardware Handshaking, RS485 Support
- Full Modem Line Support on USART1

■ Two Master/Slave Serial Peripheral Interfaces (SPI)
8- to 16-bit Programmable Data Length, Four External Peripheral Chip Selects

- One Three-channel 16-bit Timer/Counter (TC)
- Three External Clock Inputs, Two Multi-purpose I/O Pins per Channel
- Double PWM Generation, Capture/Waveform Mode, Up/Down Capability

- One Four-channel 16-bit Power Width Modulation Controller (PWMC)

- One Two-wire Interface (TWI)
  - Master Mode Support Only, All Two-wire Atmel EEPROMs Supported

- One 8-channel 10-bit Analog-to-Digital Converter, Four Channels Multiplexed with Digital I/Os

- SAM-BA™ Boot Assistance
  - Default Boot program
  - Interface with SAM-BA Graphic User Interface

- IEEE® 1149.1 JTAG Boundary Scan on All Digital Pins

- 5V-tolerant I/Os, Including Four High-current Drive I/O lines, Up to 16 mA Each

- Power Supplies
  - Embedded 1.8V Regulator, Drawing up to 100 mA for the Core and External Components
  - 3.3V VDDIO I/O Lines Power Supply, Independent 3.3V VDDFLASH Flash Power Supply
  - 1.8V VDDCORE Core Power Supply with Brownout Detector

- Fully Static Operation: Up to 55 MHz at 1.65V and 85°C Worst Case Conditions

- Available in a 100-lead LQFP Green Package

---

3.4 AT91SAM7XC Export Regulations Statement

These commodities, technology or software will be exported from France and the applicable Export Administration Regulations will apply. French, United States and other relevant laws, regulations and requirements regarding the export of products may restrict sale, export and re-export of these products; please assure you conduct your activities in accordance with the applicable relevant export regulations.
Figure 3-2. Block Diagram
### 3.6 Memory
- 256 Kbytes of Internal High-speed Flash
- 64 Kbytes of Internal High-speed SRAM
- Atmel serial DataFlash®
- One footprint for Atmel Serial EEPROM memory. The user can fit an AT24C128AN or AT24C256AN or AT24C512AN in 8S1 package as well as a cryptomemory AT88C25616C-SI

### 3.7 Clock Circuitry
- 18.432 MHz standard crystal for the embedded oscillator
- 32 KHz internal RC oscillator

### 3.8 Reset Circuitry
- Internal reset controller with a bidirectional reset pin
- External reset pushbutton

### 3.9 Power Supply Circuitry
- USB powered, the dynamic power consumption on VDDCORE is less than 90 mA at full speed when running out of the Flash. The total current at power-up is less than 100 mA.
- External power can be applied via USB Power adapter 5V 0.5A with USB A/B cable
- On-chip embedded VDDCORE 1.8V regulator
- On-board 3.3V 400 mA linear regulator

### 3.10 Remote Communication
- One Serial interface (DBGU COM Port) via RS-232 DB9 male socket
- One Serial interface (RS232 COM Port) via RS-232 DB9 male socket
- USB V2.0 Full-speed compliant, 12 Mbits per second (UDP)
- One CAN 2.0B communication port via the 3-position printed circuit terminal block
- One MII Ethernet 100-base TX (auto MDI/MDI-X crossover cable)

### 3.11 Analog Interface
- One selectable 0.2% 3.00V Vref or 3.3V ANA
- One 3-position printed circuit terminal block
- Two analog up to Vref inputs. One external user input and one back-looped with buffered PWM3 output.
- One buffered PWM3 analog output (up to Vref)

### 3.12 User Interface
- One 5-way joystick (4 directions and push for confirmation)
- Four general-purpose buffered green user LEDs (PWM controlled)
### Board Description

- One yellow power LED (can also be software controlled)

#### 3.13 Debug Interface
- 20-pin JTAG/ICE interface connector
- DBGU serial RS232 COM Port

#### 3.14 Expansion Slot
- One DataFlash card slot

All I/Os of the AT91SAM7X and the AT91SAM7XC are routed to peripheral extension connectors (J16). This allows the developer to check the integrity of the components and to extend the features of the board by adding external hardware components or boards.
# Section 4
## Configuration Straps

### 4.1 Configuration Straps

<table>
<thead>
<tr>
<th>Designation</th>
<th>Default Setting</th>
<th>Feature</th>
</tr>
</thead>
<tbody>
<tr>
<td>J8</td>
<td>Opened</td>
<td>Erases all internal Flash memory when the board is powered. To do that, the user will have to close the J8 at least 200 ms.</td>
</tr>
<tr>
<td>J9</td>
<td>Opened</td>
<td>Do not use: Factory test mode. J9 is not populated</td>
</tr>
<tr>
<td>J10</td>
<td>Opened</td>
<td>Selects ICE mode or JTAG mode (Closed). J10 is not populated.</td>
</tr>
<tr>
<td>J11</td>
<td>Closed</td>
<td>VDDIN Jumper (1)</td>
</tr>
<tr>
<td>J12</td>
<td>Closed</td>
<td>VDDFLASH Jumper (1)</td>
</tr>
<tr>
<td>J13</td>
<td>1-2</td>
<td>ADVREF Jumper select 1-2: 3.00V Voltage reference 2-3: VDDANA</td>
</tr>
<tr>
<td>J14</td>
<td>Closed</td>
<td>VDDCORE Jumper (1)</td>
</tr>
<tr>
<td>J15</td>
<td>Closed</td>
<td>VDDIO Jumper (1)</td>
</tr>
<tr>
<td>J17</td>
<td>Opened</td>
<td>External XIN clock input. <strong>S4 and S5 must be open.</strong> J17 is not populated.</td>
</tr>
<tr>
<td>J18</td>
<td>Closed</td>
<td>VDDPLL Jumper (1)</td>
</tr>
<tr>
<td>J19</td>
<td>Closed</td>
<td>Enables the use of the NPCS00 (PA12).</td>
</tr>
<tr>
<td>J21</td>
<td>Closed</td>
<td>Enables 120 ohms CAN bus resistance termination.</td>
</tr>
<tr>
<td>J28</td>
<td>Closed</td>
<td>Enables Ethernet Auto MDIX control.</td>
</tr>
<tr>
<td>S1</td>
<td>Closed</td>
<td>Enables permanent pull up on USB DP.</td>
</tr>
<tr>
<td>S2</td>
<td>Closed</td>
<td>The System Reset signal (NRST) is connected to the ICE/JTAG socket (J7, pin 15).</td>
</tr>
<tr>
<td>S3</td>
<td>Opened</td>
<td>Disables 5V (VUSB) power supply on J16 extension connector.</td>
</tr>
</tbody>
</table>
### Configuration Straps

**Table 4-1. Configuration Jumpers and Straps (Continued)**

<table>
<thead>
<tr>
<th>Designation</th>
<th>Default Setting</th>
<th>Feature</th>
</tr>
</thead>
<tbody>
<tr>
<td>S4 - S5</td>
<td>Closed</td>
<td>Enables the use of 18.432MHz crystal. Must be open if an external clock is used.</td>
</tr>
<tr>
<td>S6</td>
<td>Closed</td>
<td>Enables the Power Led control (PB25).</td>
</tr>
<tr>
<td>S7</td>
<td>Opened</td>
<td>Disables Serial DataFlash write protect.</td>
</tr>
<tr>
<td>S8</td>
<td>Closed</td>
<td>Enables the use of the TXD CAN transceiver (PA20)</td>
</tr>
<tr>
<td>S9</td>
<td>Closed</td>
<td>Enables the use of the RXD CAN transceiver (PA19)</td>
</tr>
<tr>
<td>S10</td>
<td>Closed</td>
<td>Enables control of the Standby/Normal mode for CAN transceivers (PA2)</td>
</tr>
<tr>
<td>S11</td>
<td>Opened</td>
<td>Enables control of the Standby/Normal mode for CAN transceivers (PA2). <strong>If S11 is closed, S10 must be open.</strong></td>
</tr>
<tr>
<td>S12</td>
<td>Closed</td>
<td>Enables the use of PWM3 Analog Output (PB30)</td>
</tr>
<tr>
<td>S13</td>
<td>Closed</td>
<td>Enables the use of the TXD0 signal (PA1)</td>
</tr>
<tr>
<td>S14</td>
<td>Closed</td>
<td>Enables the use of the RTS0 signal (PA3)</td>
</tr>
<tr>
<td>S15</td>
<td>Closed</td>
<td>Enables the use of the RXD0 signal (PA0)</td>
</tr>
<tr>
<td>S16</td>
<td>Closed</td>
<td>Enables the use of the CTS0 signal (PA4)</td>
</tr>
<tr>
<td>S17</td>
<td>Closed</td>
<td>Enables the use of the User LED DS1 (PB19)</td>
</tr>
<tr>
<td>S18</td>
<td>Closed</td>
<td>Enables the use of the User LED DS2 (PB20)</td>
</tr>
<tr>
<td>S19</td>
<td>Closed</td>
<td>Enables the use of the User LED DS3 (PB21)</td>
</tr>
<tr>
<td>S20</td>
<td>Closed</td>
<td>Enables the use of the User LED DS4 (PB22)</td>
</tr>
<tr>
<td>S21</td>
<td>Closed</td>
<td>Enables the use of the DBGU TXD signal (PA28)</td>
</tr>
<tr>
<td>S22</td>
<td>Closed</td>
<td>Enables the use of the DBGU RXD signal (PA27)</td>
</tr>
<tr>
<td>S23</td>
<td>Opened</td>
<td>ETHERNET MII is the default mode. To evaluate the RMI mode, the user change S23 to S26 configuration in the following way: S23 Closed, S24 Opened, S25 Closed, S26 Opened</td>
</tr>
<tr>
<td>S24</td>
<td>Closed</td>
<td>ENERGETIC MII is the default mode. To evaluate the RMI mode, the user change S23 to S26 configuration in the following way: S23 Closed, S24 Opened, S25 Closed, S26 Opened</td>
</tr>
<tr>
<td>S25</td>
<td>Opened</td>
<td>Enables control of the Standby/Normal mode for CAN transceivers (PA2). <strong>If S11 is closed, S10 must be open.</strong></td>
</tr>
<tr>
<td>S26</td>
<td>Closed</td>
<td>Enables the use of the User LED DS1 (PB19)</td>
</tr>
<tr>
<td>S27</td>
<td>Opened</td>
<td>Enables the use of the User LED DS2 (PB20)</td>
</tr>
<tr>
<td>S28</td>
<td>Closed</td>
<td>Enables the use of the User LED DS3 (PB21)</td>
</tr>
<tr>
<td>S29</td>
<td>Closed</td>
<td>Enables the use of the User LED DS4 (PB22)</td>
</tr>
<tr>
<td>TP1</td>
<td>N.A</td>
<td>GND Test point.</td>
</tr>
<tr>
<td>TP2</td>
<td>N.A</td>
<td>GND Test point.</td>
</tr>
</tbody>
</table>

**Note:** 1. These jumpers are provided for measuring power consumption. By default, they are closed. To use this feature, the user has to open the strap and insert an anmeter.
5.1 Schematics

This section contains the following schematics:

- Processor Board
- I/O
- Ethernet
- RF modules
Schematics
### Section 6

**Errata**

<table>
<thead>
<tr>
<th>6.1</th>
<th>DM9161A Ethernet Phy Connections</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>The Ethernet interface works as presented in the schematics, but the connections are not in compliance with Davicom recommendations.</td>
</tr>
<tr>
<td></td>
<td>To comply with Davicom recommendations on connecting this device, J27-4 and J27-5 (RJ45 connector, CT) should be connected to the VCCA side of L2. In the current schematics (ETHERNET, Sheet 3/4), the VCCA side of L2 is connected to MN10-1 and MN10-2 (DM9161A, AVDDR).</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>6.2</th>
<th>TWI line pullups for Fast Mode operation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>In order to use the TWI in Fast Mode (up to 400 Kbits/s), the default 10 KΩ resistors R38 and R39 should be replaced by smaller values (e.g., 2.2 KΩ).</td>
</tr>
<tr>
<td></td>
<td>Note that there is no need to change the pull-up resistors if the TWI is used in Standard Mode (up to 100 Kbits/s).</td>
</tr>
</tbody>
</table>
# Section 7

## Revision History

### 7.1 Revision History

<table>
<thead>
<tr>
<th>Document</th>
<th>Comments</th>
<th>Change Request Ref.</th>
</tr>
</thead>
<tbody>
<tr>
<td>6195A</td>
<td>First issue.</td>
<td></td>
</tr>
<tr>
<td>6195B</td>
<td>Updated Figure 2-3 with new signal names. Updated document to show new product functionalities. New board block diagram and schematics issued.</td>
<td>05-430</td>
</tr>
<tr>
<td>6195C</td>
<td>Updated document to contain new product AT91SAM7XC. Added new section with Errata.</td>
<td></td>
</tr>
<tr>
<td>6195D</td>
<td>Removed references to 32 Mbit serial DataFlash (AT45DB321C-CNC) in Section 1.3 and in Section 3.6. Inserted new Figure 2-3 and new schematics in Section 5.</td>
<td>2862</td>
</tr>
<tr>
<td>6195E</td>
<td>Added Errata Section 6.2 &quot;TWI line pullups for Fast Mode operation&quot;</td>
<td>4084</td>
</tr>
</tbody>
</table>
Revision History