はじめに

ここでは、本製品の評価および作業を開始するために理解する必要がある内容のすべてをご紹介しています。

関連項目




Datasheet

PDF

ソフトウェア

説明

AT40KEL040

AT40KEL040 Standard Microcircuit Drawing

(ファイルサイズ: 325, 更新日: 01/1900)

AT40KEL040 Detail Specification

AT40KEL040 Detail Specification ESA-SCC

(ファイルサイズ: 321, 更新日: 01/1900)

AT40KEL040 Datasheet

AT40KEL040 Datasheet Complete

(ファイルサイズ: 777482, 43 ページ, 改訂 I, 更新日: 06/2006)
その他のドキュメント...

Fully PCI-compliant, SRAM-based FPGA with distributed 18-ns programmable synchronous/asynchronous, dual port/single port SRAM. It also includes eight global clocks, partially or fully reconfigurable Cache Logic ability without loss of data, automatic component generators, and 46,000 ASIC gates. I/O counts range from 129 to 384 in aerospace standard packages. It supports 3.3V. This FPGA is designed to quickly implement high performance, large gate count designs through the use of synthesis and schematic-based tools used on Windows® and Linux® platforms. Atmel design tools provide easy integration with industry standard tools such as Synplicity, Modelsim, and Leonardo Spectrum/Precision Synthesis.

主なパラメータ

パラメータ

Operating Voltage (Vcc):

3.3

Temp. Range (deg C):

-55 to 125